SarahW
|
4875f24b53
|
Added initial attempt at instruction timings for 8087/287/387.
Also added 287XL using 387 timings.
|
2020-01-24 20:33:35 +00:00 |
|
SarahW
|
305b6cc4fd
|
Added recompiled register versions of FADDP, FDIVP, FDIVRP, FMULP, FSUBP and FSUBRP.
|
2018-10-08 21:44:30 +01:00 |
|
SarahW
|
dbb01ef9e2
|
Cleaned up x87 tag register handling.
|
2018-10-01 21:02:40 +01:00 |
|
SarahW
|
0f0a1c3223
|
Perform NULL segment checks upfront in opcode handlers, rather than on every memory access.
This removes the need to pass the segment to readmem*l()/writemem*l().
|
2018-07-18 22:10:18 +01:00 |
|
SarahW
|
5a02b518b8
|
Moved FPU register stack into cpu_state structure.
Fixed a couple of FPU bugs in x86-64 recompiler that were introduced in rev 543, fixes lightmap issues in Half-Life.
|
2016-08-25 21:09:02 +01:00 |
|
SarahW
|
eb126fd822
|
Moved more variables into cpu_state structure.
|
2016-08-21 21:28:23 +01:00 |
|
SarahW
|
c664682758
|
Move some more variables into cpu_state structure. Minor speedup (~2%).
|
2016-08-17 21:28:16 +01:00 |
|
TomW
|
52a27a9256
|
FPU copy should now work.
|
2015-05-18 20:33:33 +01:00 |
|
TomW
|
55b51a4a55
|
Implemented segment limit checks on FSTP double - fixes LBA2 on Pentium.
|
2014-11-19 18:12:42 +00:00 |
|
TomW
|
2905c43db8
|
Cycle counts for recompiled blocks now generated at compile time.
|
2014-11-12 19:33:49 +00:00 |
|
TomW
|
087f412d3f
|
Reorganised FPU emulation.
|
2014-11-09 14:07:03 +00:00 |
|