a8b286a2ec
Seperated TGUI9440 and TVGA8900D implementations. Modes > 8 bpp now handled more logically in SVGA core. Fixed broken status window for most SVGA cards. Masking of address on 'legacy' VGA memory ranges now handled better.
293 lines
10 KiB
C
293 lines
10 KiB
C
/*Trident TVGA (8900D) emulation*/
|
|
#include <stdlib.h>
|
|
#include "ibm.h"
|
|
#include "device.h"
|
|
#include "io.h"
|
|
#include "mem.h"
|
|
#include "video.h"
|
|
#include "vid_svga.h"
|
|
#include "vid_svga_render.h"
|
|
#include "vid_tkd8001_ramdac.h"
|
|
#include "vid_tvga.h"
|
|
|
|
typedef struct tvga_t
|
|
{
|
|
mem_mapping_t linear_mapping;
|
|
mem_mapping_t accel_mapping;
|
|
|
|
svga_t svga;
|
|
tkd8001_ramdac_t ramdac;
|
|
|
|
uint8_t tvga_3d8, tvga_3d9;
|
|
int oldmode;
|
|
uint8_t oldctrl1;
|
|
uint8_t oldctrl2, newctrl2;
|
|
} tvga_t;
|
|
|
|
void tvga_out(uint16_t addr, uint8_t val, void *p)
|
|
{
|
|
tvga_t *tvga = (tvga_t *)p;
|
|
svga_t *svga = &tvga->svga;
|
|
|
|
uint8_t old;
|
|
|
|
// pclog("tvga_out : %04X %02X %04X:%04X %i\n", addr, val, CS,pc, svga->bpp);
|
|
if (((addr&0xFFF0) == 0x3D0 || (addr&0xFFF0) == 0x3B0) && !(svga->miscout & 1)) addr ^= 0x60;
|
|
|
|
switch (addr)
|
|
{
|
|
case 0x3C5:
|
|
switch (svga->seqaddr & 0xf)
|
|
{
|
|
case 0xB:
|
|
tvga->oldmode=1;
|
|
break;
|
|
case 0xC:
|
|
if (svga->seqregs[0xe] & 0x80)
|
|
svga->seqregs[0xc] = val;
|
|
break;
|
|
case 0xd:
|
|
if (tvga->oldmode)
|
|
tvga->oldctrl2 = val;
|
|
else
|
|
tvga->newctrl2 = val;
|
|
break;
|
|
case 0xE:
|
|
if (tvga->oldmode)
|
|
tvga->oldctrl1 = val;
|
|
else
|
|
{
|
|
svga->seqregs[0xe] = val ^ 2;
|
|
svga->write_bank = (svga->seqregs[0xe] & 0xf) * 65536;
|
|
if (!(svga->gdcreg[0xf] & 1))
|
|
svga->read_bank = svga->write_bank;
|
|
}
|
|
return;
|
|
}
|
|
break;
|
|
|
|
case 0x3C6: case 0x3C7: case 0x3C8: case 0x3C9:
|
|
tkd8001_ramdac_out(addr, val, &tvga->ramdac, svga);
|
|
return;
|
|
|
|
case 0x3CF:
|
|
switch (svga->gdcaddr & 15)
|
|
{
|
|
case 0xE:
|
|
svga->gdcreg[0xe] = val ^ 2;
|
|
if ((svga->gdcreg[0xf] & 1) == 1)
|
|
svga->read_bank = (svga->gdcreg[0xe] & 0xf) * 65536;
|
|
break;
|
|
case 0xF:
|
|
if (val & 1) svga->read_bank = (svga->gdcreg[0xe] & 0xf) *65536;
|
|
else svga->read_bank = (svga->seqregs[0xe] & 0xf) *65536;
|
|
svga->write_bank = (svga->seqregs[0xe] & 0xf) * 65536;
|
|
break;
|
|
}
|
|
break;
|
|
case 0x3D4:
|
|
svga->crtcreg = val & 0x3f;
|
|
return;
|
|
case 0x3D5:
|
|
if (svga->crtcreg <= 7 && svga->crtc[0x11] & 0x80) return;
|
|
old = svga->crtc[svga->crtcreg];
|
|
svga->crtc[svga->crtcreg] = val;
|
|
// if (svga->crtcreg != 0xE && svga->crtcreg != 0xF) pclog("CRTC R%02X = %02X\n", svga->crtcreg, val);
|
|
if (old != val)
|
|
{
|
|
if (svga->crtcreg < 0xE || svga->crtcreg > 0x10)
|
|
{
|
|
svga->fullchange = changeframecount;
|
|
svga_recalctimings(svga);
|
|
}
|
|
}
|
|
return;
|
|
case 0x3D8:
|
|
tvga->tvga_3d8 = val;
|
|
if (svga->gdcreg[0xf] & 4)
|
|
{
|
|
svga->write_bank = (val & 0x1f) * 65536;
|
|
// pclog("SVGAWBANK 3D8 %08X %04X:%04X\n",svgawbank,CS,pc);
|
|
if (!(svga->gdcreg[0xf] & 1))
|
|
{
|
|
svga->read_bank = (val & 0x1f) * 65536;
|
|
// pclog("SVGARBANK 3D8 %08X %04X:%04X\n",svgarbank,CS,pc);
|
|
}
|
|
}
|
|
return;
|
|
case 0x3D9:
|
|
tvga->tvga_3d9=val;
|
|
if ((svga->gdcreg[0xf] & 5) == 5)
|
|
{
|
|
svga->read_bank = (val & 0x1F) * 65536;
|
|
// pclog("SVGARBANK 3D9 %08X %04X:%04X\n",svgarbank,CS,pc);
|
|
}
|
|
return;
|
|
}
|
|
svga_out(addr, val, svga);
|
|
}
|
|
|
|
uint8_t tvga_in(uint16_t addr, void *p)
|
|
{
|
|
tvga_t *tvga = (tvga_t *)p;
|
|
svga_t *svga = &tvga->svga;
|
|
|
|
// if (addr != 0x3da) pclog("tvga_in : %04X %04X:%04X\n", addr, CS,pc);
|
|
|
|
if (((addr&0xFFF0) == 0x3D0 || (addr&0xFFF0) == 0x3B0) && !(svga->miscout & 1)) addr ^= 0x60;
|
|
|
|
switch (addr)
|
|
{
|
|
case 0x3C5:
|
|
if ((svga->seqaddr & 0xf) == 0xb)
|
|
{
|
|
// printf("Read Trident ID %04X:%04X %04X\n",CS,pc,readmemw(ss,SP));
|
|
tvga->oldmode = 0;
|
|
return 0x33; /*TVGA8900D*/
|
|
}
|
|
if ((svga->seqaddr & 0xf) == 0xc)
|
|
{
|
|
// printf("Read Trident Power Up 1 %04X:%04X %04X\n",CS,pc,readmemw(ss,SP));
|
|
// return 0x20; /*2 DRAM banks*/
|
|
}
|
|
if ((svga->seqaddr & 0xf) == 0xd)
|
|
{
|
|
if (tvga->oldmode) return tvga->oldctrl2;
|
|
return tvga->newctrl2;
|
|
}
|
|
break;
|
|
case 0x3C6: case 0x3C7: case 0x3C8: case 0x3C9:
|
|
return tkd8001_ramdac_in(addr, &tvga->ramdac, svga);
|
|
case 0x3D4:
|
|
return svga->crtcreg;
|
|
case 0x3D5:
|
|
return svga->crtc[svga->crtcreg];
|
|
case 0x3d8:
|
|
return tvga->tvga_3d8;
|
|
case 0x3d9:
|
|
return tvga->tvga_3d9;
|
|
}
|
|
return svga_in(addr, svga);
|
|
}
|
|
|
|
void tvga_recalctimings(svga_t *svga)
|
|
{
|
|
tvga_t *tvga = (tvga_t *)svga->p;
|
|
if (!svga->rowoffset) svga->rowoffset = 0x100; /*This is the only sensible way I can see this being handled,
|
|
given that TVGA8900D has no overflow bits.
|
|
Some sort of overflow is required for 320x200x24 and 1024x768x16*/
|
|
if (svga->crtc[0x29] & 0x10)
|
|
svga->rowoffset += 0x100;
|
|
|
|
if (svga->bpp == 24)
|
|
svga->hdisp = (svga->crtc[1] + 1) * 8;
|
|
|
|
if ((svga->crtc[0x1e] & 0xA0) == 0xA0) svga->ma_latch |= 0x10000;
|
|
if ((svga->crtc[0x27] & 0x01) == 0x01) svga->ma_latch |= 0x20000;
|
|
if ((svga->crtc[0x27] & 0x02) == 0x02) svga->ma_latch |= 0x40000;
|
|
|
|
if (tvga->oldctrl2 & 0x10)
|
|
{
|
|
svga->rowoffset <<= 1;
|
|
svga->ma_latch <<= 1;
|
|
}
|
|
if (svga->gdcreg[0xf] & 0x08)
|
|
{
|
|
svga->htotal *= 2;
|
|
svga->hdisp *= 2;
|
|
svga->hdisp_time *= 2;
|
|
}
|
|
|
|
svga->interlace = svga->crtc[0x1e] & 4;
|
|
if (svga->interlace)
|
|
svga->rowoffset >>= 1;
|
|
|
|
switch (((svga->miscout >> 2) & 3) | ((tvga->newctrl2 << 2) & 4))
|
|
{
|
|
case 2: svga->clock = cpuclock/44900000.0; break;
|
|
case 3: svga->clock = cpuclock/36000000.0; break;
|
|
case 4: svga->clock = cpuclock/57272000.0; break;
|
|
case 5: svga->clock = cpuclock/65000000.0; break;
|
|
case 6: svga->clock = cpuclock/50350000.0; break;
|
|
case 7: svga->clock = cpuclock/40000000.0; break;
|
|
}
|
|
|
|
if (tvga->oldctrl2 & 0x10)
|
|
{
|
|
switch (svga->bpp)
|
|
{
|
|
case 8:
|
|
svga->render = svga_render_8bpp_highres;
|
|
break;
|
|
case 15:
|
|
svga->render = svga_render_15bpp_highres;
|
|
svga->hdisp /= 2;
|
|
break;
|
|
case 16:
|
|
svga->render = svga_render_16bpp_highres;
|
|
svga->hdisp /= 2;
|
|
break;
|
|
case 24:
|
|
svga->render = svga_render_24bpp_highres;
|
|
svga->hdisp /= 3;
|
|
break;
|
|
}
|
|
svga->lowres = 0;
|
|
}
|
|
}
|
|
|
|
void *tvga8900d_init()
|
|
{
|
|
tvga_t *tvga = malloc(sizeof(tvga_t));
|
|
memset(tvga, 0, sizeof(tvga_t));
|
|
|
|
svga_init(&tvga->svga, tvga, 1 << 20, /*1mb - chip supports 2mb, but drivers are buggy*/
|
|
tvga_recalctimings,
|
|
tvga_in, tvga_out,
|
|
NULL);
|
|
|
|
io_sethandler(0x03c0, 0x0020, tvga_in, NULL, NULL, tvga_out, NULL, NULL, tvga);
|
|
|
|
return tvga;
|
|
}
|
|
|
|
void tvga_close(void *p)
|
|
{
|
|
tvga_t *tvga = (tvga_t *)p;
|
|
|
|
svga_close(&tvga->svga);
|
|
|
|
free(tvga);
|
|
}
|
|
|
|
void tvga_speed_changed(void *p)
|
|
{
|
|
tvga_t *tvga = (tvga_t *)p;
|
|
|
|
svga_recalctimings(&tvga->svga);
|
|
}
|
|
|
|
void tvga_force_redraw(void *p)
|
|
{
|
|
tvga_t *tvga = (tvga_t *)p;
|
|
|
|
tvga->svga.fullchange = changeframecount;
|
|
}
|
|
|
|
int tvga_add_status_info(char *s, int max_len, void *p)
|
|
{
|
|
tvga_t *tvga = (tvga_t *)p;
|
|
|
|
return svga_add_status_info(s, max_len, &tvga->svga);
|
|
}
|
|
|
|
device_t tvga8900d_device =
|
|
{
|
|
"Trident TVGA 8900D",
|
|
tvga8900d_init,
|
|
tvga_close,
|
|
NULL,
|
|
tvga_speed_changed,
|
|
tvga_force_redraw,
|
|
tvga_add_status_info
|
|
};
|