Fix broken live register display
This commit is contained in:
parent
e5c7a377c0
commit
e3a582976a
1 changed files with 1 additions and 1 deletions
|
|
@ -3700,7 +3700,7 @@ X86CPU.prototype.updateReg = function(sReg, nValue)
|
|||
}
|
||||
if (this.model < 80386) {
|
||||
if (sReg.length > 2) {
|
||||
sReg = sReg.substr(0, 2);
|
||||
sReg = sReg.substr(1, 2);
|
||||
}
|
||||
} else {
|
||||
if (sReg == "PS" || sReg.length > 2) {
|
||||
|
|
|
|||
Loading…
Reference in a new issue