Updated Bus memory interfaces to match CPU memory interfaces
This commit is contained in:
parent
7fb26846f9
commit
58bd2b14d0
2 changed files with 98 additions and 0 deletions
|
|
@ -609,6 +609,7 @@ if (TYPEDARRAYS) {
|
|||
|
||||
Memory.prototype = {
|
||||
constructor: Memory,
|
||||
parent: null,
|
||||
/**
|
||||
* save()
|
||||
*
|
||||
|
|
|
|||
Loading…
Reference in a new issue