Retro/pcjs
Watch
1
0
Fork
You've already forked pcjs
 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Detabification

Browse source
This commit is contained in:
Jeff Parsons 2016-02-16 12:45:41 -08:00
commit 046132139a
1 changed files with 5 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
docs/x86/ops/LOADALL/README.md
View file

@ -33,6 +33,7 @@ From [http://www.rcollins.org/secrets/opcodes/LOADALL.html](http://www.rcollins.
+----------+----------+ +----------+----------+
Input: ES:EDI points to the Clocks: 122 Input: ES:EDI points to the Clocks: 122
LOADALL register image. Bus Cycles: 51 LOADALL register image. Bus Cycles: 51
LOADALL loads the entire CPU state from a table pointed to by LOADALL loads the entire CPU state from a table pointed to by
ES:EDI. At the completion of LOADALL, the CPU state is defined ES:EDI. At the completion of LOADALL, the CPU state is defined
according to this table. No protection checks are performed according to this table. No protection checks are performed
@ -40,15 +41,18 @@ From [http://www.rcollins.org/secrets/opcodes/LOADALL.html](http://www.rcollins.
exceptions in real mode, or in protected mode at IOPL 0. exceptions in real mode, or in protected mode at IOPL 0.
Attempting to execute LOADALL at any other privilege level will Attempting to execute LOADALL at any other privilege level will
generate an exception 13. generate an exception 13.
There are three types of structures in the LOADALL image: There are three types of structures in the LOADALL image:
1) 32-bit CPU registers entries; 1) 32-bit CPU registers entries;
2) 16-bit segment registers (zero-extended to 32-bits); 2) 16-bit segment registers (zero-extended to 32-bits);
3) 96-bit segment descriptor cache entries. 3) 96-bit segment descriptor cache entries.
The segment register entries have the following format: The segment register entries have the following format:
SREG STRUC SREG STRUC
REG_VAL DW ? ; low 16-bits defined REG_VAL DW ? ; low 16-bits defined
DW 0 ; high 16-bits=0 DW 0 ; high 16-bits=0
ENDS ENDS
The segment descriptor cache entires have the following format: The segment descriptor cache entires have the following format:
DESC_CACHE STRUC DESC_CACHE STRUC
DB 0 ; b[00-07] not used DB 0 ; b[00-07] not used
@ -58,6 +62,7 @@ From [http://www.rcollins.org/secrets/opcodes/LOADALL.html](http://www.rcollins.
S_Addr DD ? ; Segment Address in memory S_Addr DD ? ; Segment Address in memory
S_Limit DD ? ; Segment size limit S_Limit DD ? ; Segment size limit
ENDS ENDS
The LOADALL tables is organized as follows: The LOADALL tables is organized as follows:
;---------------------------------------------------------------- ;----------------------------------------------------------------
; LOADALL table pointed to by ES:EDI ; LOADALL table pointed to by ES:EDI