SarahW
|
0469ab60cb
|
Implement penalties for segment load on Pentium Pro.
|
2020-11-14 19:33:59 +00:00 |
|
SarahW
|
b40cc2b87e
|
Implement P6 operand & address size prefix penalties.
|
2020-11-14 19:33:55 +00:00 |
|
SarahW
|
24d8176594
|
Reset P6 current ifetch_length on start of code block and on decoder
flush.
|
2020-11-14 19:33:49 +00:00 |
|
SarahW
|
5ad5764500
|
Add P6 execution unit timing. OoO behaviour is not very faithful yet.
|
2020-11-14 19:33:02 +00:00 |
|
SarahW
|
4fd7305d1d
|
Limit P6 pipeline throughput to 3 uOPs/cycle
|
2020-11-14 19:33:02 +00:00 |
|
SarahW
|
21dbd868e1
|
Add initial P6 timing model. Currently only basic decoder limits
(4-1-1 rule and 16-byte limit) have been implemented.
|
2020-11-14 19:33:02 +00:00 |
|