TomW
|
08254b8dfb
|
Initial 64-bit recompiler.
Various 64-bit fixes.
Various fixes to allow building under MinGW-w64.
|
2015-07-18 12:11:54 +01:00 |
|
TomW
|
f3607c2308
|
Added code generation for :
- FCOM/FUCOM
- FSUBR/FSUBRP/FDIVR/FDIVRP
- FLDCW/FSTCW
- FILD/FIST/FISTP (16-bit, 32-bit and 64-bit variants)
- FLD/FST/FSTP double precision
- Integer and double precision variants of FADD/FSUB/FMUL/FDIV
Also added 64-bit readmemq/writememq functions.
|
2015-06-13 16:14:35 +01:00 |
|
TomW
|
15bca849c8
|
Added code generation for first batch of FPU instructions; instructions added are most common instructions used in Quake.
|
2015-04-19 08:42:04 +01:00 |
|
TomW
|
bbf0011e95
|
Added code generation for JCXZ, LOOP, JE, JNE, JS, JNS, JB, JNB, JO, JNO, JP and JNP.
|
2015-04-14 20:40:40 +01:00 |
|
TomW
|
a97e89e857
|
Added code generation for register and immediate PUSH/POP, RET, relative CALL and JMP instructions.
|
2015-03-30 20:42:33 +01:00 |
|
TomW
|
ba715706b6
|
Added code generation for memory versions of MOV, and memory source versions of ADD, SUB, AND, OR, XOR and CMP.
|
2015-02-08 17:17:14 +00:00 |
|
TomW
|
b4592cdea3
|
Implemented new memory mapping to improve performance of self modifying code.
New scheme allows code blocks to cross pages.
Reduced code block size down to 2kB.
|
2015-01-28 21:58:02 +00:00 |
|
TomW
|
630592125c
|
Added code generation for immediate->register and register versions of MOV, XCHG, ADD, SUB, AND, OR, XOR, TEST, CMP, INC and DEC.
|
2015-01-16 21:22:14 +00:00 |
|
TomW
|
13226a2bd4
|
Added Pentium and Pentium MMX emulation.
|
2014-11-17 20:41:02 +00:00 |
|
TomW
|
2905c43db8
|
Cycle counts for recompiled blocks now generated at compile time.
|
2014-11-12 19:33:49 +00:00 |
|
TomW
|
4676daade4
|
Initial commit of dynamic recompiler.
Various CPU changes to support dynamic recompiler.
|
2014-11-05 21:24:16 +00:00 |
|