Moved integer registers, PC and flags_* variables into new cpu_state structure. Reduces recompiled code size slightly, small speedup (1-3%).
This commit is contained in:
parent
1fe6233d4c
commit
c81a91fd72
52 changed files with 1494 additions and 1408 deletions
|
|
@ -24,7 +24,7 @@ static int opBSF_w_a16(uint32_t fetchdat)
|
|||
fetch_ea_16(fetchdat);
|
||||
temp = geteaw(); if (abrt) return 1;
|
||||
|
||||
BS_common(0, 16, 1, regs[reg].w, (is486) ? 1 : 3);
|
||||
BS_common(0, 16, 1, cpu_state.regs[reg].w, (is486) ? 1 : 3);
|
||||
|
||||
CLOCK_CYCLES((is486) ? 6 : 10);
|
||||
return 0;
|
||||
|
|
@ -36,7 +36,7 @@ static int opBSF_w_a32(uint32_t fetchdat)
|
|||
fetch_ea_32(fetchdat);
|
||||
temp = geteaw(); if (abrt) return 1;
|
||||
|
||||
BS_common(0, 16, 1, regs[reg].w, (is486) ? 1 : 3);
|
||||
BS_common(0, 16, 1, cpu_state.regs[reg].w, (is486) ? 1 : 3);
|
||||
|
||||
CLOCK_CYCLES((is486) ? 6 : 10);
|
||||
return 0;
|
||||
|
|
@ -48,7 +48,7 @@ static int opBSF_l_a16(uint32_t fetchdat)
|
|||
fetch_ea_16(fetchdat);
|
||||
temp = geteal(); if (abrt) return 1;
|
||||
|
||||
BS_common(0, 32, 1, regs[reg].l, (is486) ? 1 : 3);
|
||||
BS_common(0, 32, 1, cpu_state.regs[reg].l, (is486) ? 1 : 3);
|
||||
|
||||
CLOCK_CYCLES((is486) ? 6 : 10);
|
||||
return 0;
|
||||
|
|
@ -60,7 +60,7 @@ static int opBSF_l_a32(uint32_t fetchdat)
|
|||
fetch_ea_32(fetchdat);
|
||||
temp = geteal(); if (abrt) return 1;
|
||||
|
||||
BS_common(0, 32, 1, regs[reg].l, (is486) ? 1 : 3);
|
||||
BS_common(0, 32, 1, cpu_state.regs[reg].l, (is486) ? 1 : 3);
|
||||
|
||||
CLOCK_CYCLES((is486) ? 6 : 10);
|
||||
return 0;
|
||||
|
|
@ -73,7 +73,7 @@ static int opBSR_w_a16(uint32_t fetchdat)
|
|||
fetch_ea_16(fetchdat);
|
||||
temp = geteaw(); if (abrt) return 1;
|
||||
|
||||
BS_common(15, -1, -1, regs[reg].w, 3);
|
||||
BS_common(15, -1, -1, cpu_state.regs[reg].w, 3);
|
||||
|
||||
CLOCK_CYCLES((is486) ? 6 : 10);
|
||||
return 0;
|
||||
|
|
@ -85,7 +85,7 @@ static int opBSR_w_a32(uint32_t fetchdat)
|
|||
fetch_ea_32(fetchdat);
|
||||
temp = geteaw(); if (abrt) return 1;
|
||||
|
||||
BS_common(15, -1, -1, regs[reg].w, 3);
|
||||
BS_common(15, -1, -1, cpu_state.regs[reg].w, 3);
|
||||
|
||||
CLOCK_CYCLES((is486) ? 6 : 10);
|
||||
return 0;
|
||||
|
|
@ -97,7 +97,7 @@ static int opBSR_l_a16(uint32_t fetchdat)
|
|||
fetch_ea_16(fetchdat);
|
||||
temp = geteal(); if (abrt) return 1;
|
||||
|
||||
BS_common(31, -1, -1, regs[reg].l, 3);
|
||||
BS_common(31, -1, -1, cpu_state.regs[reg].l, 3);
|
||||
|
||||
CLOCK_CYCLES((is486) ? 6 : 10);
|
||||
return 0;
|
||||
|
|
@ -109,7 +109,7 @@ static int opBSR_l_a32(uint32_t fetchdat)
|
|||
fetch_ea_32(fetchdat);
|
||||
temp = geteal(); if (abrt) return 1;
|
||||
|
||||
BS_common(31, -1, -1, regs[reg].l, 3);
|
||||
BS_common(31, -1, -1, cpu_state.regs[reg].l, 3);
|
||||
|
||||
CLOCK_CYCLES((is486) ? 6 : 10);
|
||||
return 0;
|
||||
|
|
|
|||
Loading…
Reference in a new issue