Changed timer base frequency on XT models to 14.318MHz - PIT, CGA and 4.77MHz CPU should now stay in perfect sync.

This commit is contained in:
TomW 2015-11-25 21:50:38 +00:00
commit 79202cc5c0
10 changed files with 49 additions and 29 deletions

View file

@ -227,7 +227,7 @@ void exec386(int cycs)
{
cycdiff=0;
oldcyc=cycles;
timer_start_period(cycles);
timer_start_period(cycles << TIMER_SHIFT);
// pclog("%i %02X\n", ins, ram[8]);
while (cycdiff<100)
{
@ -375,6 +375,6 @@ opcodestart:
tsc += cycdiff;
timer_end_period(cycles);
timer_end_period(cycles << TIMER_SHIFT);
}
}