Pack decoded ModR/M data into a single word - minor recompiler speedup.
This commit is contained in:
parent
31298d6be1
commit
535604b760
34 changed files with 1263 additions and 1270 deletions
|
|
@ -3,10 +3,10 @@ static int opMOVD_l_mm_a16(uint32_t fetchdat)
|
|||
MMX_ENTER();
|
||||
|
||||
fetch_ea_16(fetchdat);
|
||||
if (mod == 3)
|
||||
if (cpu_mod == 3)
|
||||
{
|
||||
MM[reg].l[0] = cpu_state.regs[rm].l;
|
||||
MM[reg].l[1] = 0;
|
||||
MM[cpu_reg].l[0] = cpu_state.regs[cpu_rm].l;
|
||||
MM[cpu_reg].l[1] = 0;
|
||||
CLOCK_CYCLES(1);
|
||||
}
|
||||
else
|
||||
|
|
@ -14,8 +14,8 @@ static int opMOVD_l_mm_a16(uint32_t fetchdat)
|
|||
uint32_t dst;
|
||||
|
||||
dst = readmeml(easeg, eaaddr); if (abrt) return 1;
|
||||
MM[reg].l[0] = dst;
|
||||
MM[reg].l[1] = 0;
|
||||
MM[cpu_reg].l[0] = dst;
|
||||
MM[cpu_reg].l[1] = 0;
|
||||
|
||||
CLOCK_CYCLES(2);
|
||||
}
|
||||
|
|
@ -26,10 +26,10 @@ static int opMOVD_l_mm_a32(uint32_t fetchdat)
|
|||
MMX_ENTER();
|
||||
|
||||
fetch_ea_32(fetchdat);
|
||||
if (mod == 3)
|
||||
if (cpu_mod == 3)
|
||||
{
|
||||
MM[reg].l[0] = cpu_state.regs[rm].l;
|
||||
MM[reg].l[1] = 0;
|
||||
MM[cpu_reg].l[0] = cpu_state.regs[cpu_rm].l;
|
||||
MM[cpu_reg].l[1] = 0;
|
||||
CLOCK_CYCLES(1);
|
||||
}
|
||||
else
|
||||
|
|
@ -37,8 +37,8 @@ static int opMOVD_l_mm_a32(uint32_t fetchdat)
|
|||
uint32_t dst;
|
||||
|
||||
dst = readmeml(easeg, eaaddr); if (abrt) return 1;
|
||||
MM[reg].l[0] = dst;
|
||||
MM[reg].l[1] = 0;
|
||||
MM[cpu_reg].l[0] = dst;
|
||||
MM[cpu_reg].l[1] = 0;
|
||||
|
||||
CLOCK_CYCLES(2);
|
||||
}
|
||||
|
|
@ -50,15 +50,15 @@ static int opMOVD_mm_l_a16(uint32_t fetchdat)
|
|||
MMX_ENTER();
|
||||
|
||||
fetch_ea_16(fetchdat);
|
||||
if (mod == 3)
|
||||
if (cpu_mod == 3)
|
||||
{
|
||||
cpu_state.regs[rm].l = MM[reg].l[0];
|
||||
cpu_state.regs[cpu_rm].l = MM[cpu_reg].l[0];
|
||||
CLOCK_CYCLES(1);
|
||||
}
|
||||
else
|
||||
{
|
||||
CHECK_WRITE(ea_seg, eaaddr, eaaddr + 3);
|
||||
writememl(easeg, eaaddr, MM[reg].l[0]); if (abrt) return 1;
|
||||
writememl(easeg, eaaddr, MM[cpu_reg].l[0]); if (abrt) return 1;
|
||||
CLOCK_CYCLES(2);
|
||||
}
|
||||
return 0;
|
||||
|
|
@ -68,15 +68,15 @@ static int opMOVD_mm_l_a32(uint32_t fetchdat)
|
|||
MMX_ENTER();
|
||||
|
||||
fetch_ea_32(fetchdat);
|
||||
if (mod == 3)
|
||||
if (cpu_mod == 3)
|
||||
{
|
||||
cpu_state.regs[rm].l = MM[reg].l[0];
|
||||
cpu_state.regs[cpu_rm].l = MM[cpu_reg].l[0];
|
||||
CLOCK_CYCLES(1);
|
||||
}
|
||||
else
|
||||
{
|
||||
CHECK_WRITE(ea_seg, eaaddr, eaaddr + 3);
|
||||
writememl(easeg, eaaddr, MM[reg].l[0]); if (abrt) return 1;
|
||||
writememl(easeg, eaaddr, MM[cpu_reg].l[0]); if (abrt) return 1;
|
||||
CLOCK_CYCLES(2);
|
||||
}
|
||||
return 0;
|
||||
|
|
@ -87,9 +87,9 @@ static int opMOVQ_q_mm_a16(uint32_t fetchdat)
|
|||
MMX_ENTER();
|
||||
|
||||
fetch_ea_16(fetchdat);
|
||||
if (mod == 3)
|
||||
if (cpu_mod == 3)
|
||||
{
|
||||
MM[reg].q = MM[rm].q;
|
||||
MM[cpu_reg].q = MM[cpu_rm].q;
|
||||
CLOCK_CYCLES(1);
|
||||
}
|
||||
else
|
||||
|
|
@ -97,7 +97,7 @@ static int opMOVQ_q_mm_a16(uint32_t fetchdat)
|
|||
uint64_t dst;
|
||||
|
||||
dst = readmemq(easeg, eaaddr); if (abrt) return 1;
|
||||
MM[reg].q = dst;
|
||||
MM[cpu_reg].q = dst;
|
||||
CLOCK_CYCLES(2);
|
||||
}
|
||||
return 0;
|
||||
|
|
@ -107,9 +107,9 @@ static int opMOVQ_q_mm_a32(uint32_t fetchdat)
|
|||
MMX_ENTER();
|
||||
|
||||
fetch_ea_32(fetchdat);
|
||||
if (mod == 3)
|
||||
if (cpu_mod == 3)
|
||||
{
|
||||
MM[reg].q = MM[rm].q;
|
||||
MM[cpu_reg].q = MM[cpu_rm].q;
|
||||
CLOCK_CYCLES(1);
|
||||
}
|
||||
else
|
||||
|
|
@ -117,7 +117,7 @@ static int opMOVQ_q_mm_a32(uint32_t fetchdat)
|
|||
uint64_t dst;
|
||||
|
||||
dst = readmemq(easeg, eaaddr); if (abrt) return 1;
|
||||
MM[reg].q = dst;
|
||||
MM[cpu_reg].q = dst;
|
||||
CLOCK_CYCLES(2);
|
||||
}
|
||||
return 0;
|
||||
|
|
@ -128,15 +128,15 @@ static int opMOVQ_mm_q_a16(uint32_t fetchdat)
|
|||
MMX_ENTER();
|
||||
|
||||
fetch_ea_16(fetchdat);
|
||||
if (mod == 3)
|
||||
if (cpu_mod == 3)
|
||||
{
|
||||
MM[rm].q = MM[reg].q;
|
||||
MM[cpu_rm].q = MM[cpu_reg].q;
|
||||
CLOCK_CYCLES(1);
|
||||
}
|
||||
else
|
||||
{
|
||||
CHECK_WRITE(ea_seg, eaaddr, eaaddr + 7);
|
||||
writememq(easeg, eaaddr, MM[reg].l[0]); if (abrt) return 1;
|
||||
writememq(easeg, eaaddr, MM[cpu_reg].l[0]); if (abrt) return 1;
|
||||
CLOCK_CYCLES(2);
|
||||
}
|
||||
return 0;
|
||||
|
|
@ -146,15 +146,15 @@ static int opMOVQ_mm_q_a32(uint32_t fetchdat)
|
|||
MMX_ENTER();
|
||||
|
||||
fetch_ea_32(fetchdat);
|
||||
if (mod == 3)
|
||||
if (cpu_mod == 3)
|
||||
{
|
||||
MM[rm].q = MM[reg].q;
|
||||
MM[cpu_rm].q = MM[cpu_reg].q;
|
||||
CLOCK_CYCLES(1);
|
||||
}
|
||||
else
|
||||
{
|
||||
CHECK_WRITE(ea_seg, eaaddr, eaaddr + 7);
|
||||
writememq(easeg, eaaddr, MM[reg].q); if (abrt) return 1;
|
||||
writememq(easeg, eaaddr, MM[cpu_reg].q); if (abrt) return 1;
|
||||
CLOCK_CYCLES(2);
|
||||
}
|
||||
return 0;
|
||||
|
|
|
|||
Loading…
Reference in a new issue