Added prefetch timing approximation for 286/386 CPUs, with configurable memory timing.
This commit is contained in:
parent
c5889e311f
commit
1b73963997
33 changed files with 1139 additions and 261 deletions
|
|
@ -7,6 +7,7 @@ static int opMOVZX_w_b_a16(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].w = (uint16_t)temp;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 0);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVZX_w_b_a32(uint32_t fetchdat)
|
||||
|
|
@ -18,6 +19,7 @@ static int opMOVZX_w_b_a32(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].w = (uint16_t)temp;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 1);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVZX_l_b_a16(uint32_t fetchdat)
|
||||
|
|
@ -29,6 +31,7 @@ static int opMOVZX_l_b_a16(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].l = (uint32_t)temp;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 0);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVZX_l_b_a32(uint32_t fetchdat)
|
||||
|
|
@ -40,6 +43,7 @@ static int opMOVZX_l_b_a32(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].l = (uint32_t)temp;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 1);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVZX_w_w_a16(uint32_t fetchdat)
|
||||
|
|
@ -51,6 +55,7 @@ static int opMOVZX_w_w_a16(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].w = temp;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 0);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVZX_w_w_a32(uint32_t fetchdat)
|
||||
|
|
@ -62,6 +67,7 @@ static int opMOVZX_w_w_a32(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].w = temp;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 1);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVZX_l_w_a16(uint32_t fetchdat)
|
||||
|
|
@ -73,6 +79,7 @@ static int opMOVZX_l_w_a16(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].l = (uint32_t)temp;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 0);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVZX_l_w_a32(uint32_t fetchdat)
|
||||
|
|
@ -84,6 +91,7 @@ static int opMOVZX_l_w_a32(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].l = (uint32_t)temp;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 1);
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
|
@ -98,6 +106,7 @@ static int opMOVSX_w_b_a16(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].w |= 0xff00;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 0);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVSX_w_b_a32(uint32_t fetchdat)
|
||||
|
|
@ -111,6 +120,7 @@ static int opMOVSX_w_b_a32(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].w |= 0xff00;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 1);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVSX_l_b_a16(uint32_t fetchdat)
|
||||
|
|
@ -124,6 +134,7 @@ static int opMOVSX_l_b_a16(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].l |= 0xffffff00;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 0);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVSX_l_b_a32(uint32_t fetchdat)
|
||||
|
|
@ -137,6 +148,7 @@ static int opMOVSX_l_b_a32(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].l |= 0xffffff00;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 1);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVSX_l_w_a16(uint32_t fetchdat)
|
||||
|
|
@ -150,6 +162,7 @@ static int opMOVSX_l_w_a16(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].l |= 0xffff0000;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 0);
|
||||
return 0;
|
||||
}
|
||||
static int opMOVSX_l_w_a32(uint32_t fetchdat)
|
||||
|
|
@ -163,5 +176,6 @@ static int opMOVSX_l_w_a32(uint32_t fetchdat)
|
|||
cpu_state.regs[cpu_reg].l |= 0xffff0000;
|
||||
|
||||
CLOCK_CYCLES(3);
|
||||
PREFETCH_RUN(3, 2, rmdat, (cpu_mod == 3) ? 0:1,0,0,0, 1);
|
||||
return 0;
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in a new issue