Convert notes into blockquotes
This commit is contained in:
parent
832fb15e54
commit
8ed9dea394
105 changed files with 884 additions and 411 deletions
19
20-02.md
19
20-02.md
|
|
@ -140,9 +140,14 @@ in Figure 20.3—a full cycle *faster* than **PUSH [*mem*]**, which takes
|
|||
V-pipe-executable instructions to execute simultaneously (pair) in the
|
||||
V-pipe.**
|
||||
|
||||
------------------- -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|
||||
 *A fundamental rule of Pentium optimization is that it pays to break complex instructions into equivalent simple instructions, then shuffle the simple instructions for maximum use of the V-pipe. This is true partly because most of the pairable instructions are simple instructions, and partly because breaking instructions into pieces allows more freedom to rearrange code to avoid the AGIs and register contention I'll discuss in the next chapter.*
|
||||
------------------- -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|
||||
> 
|
||||
> A fundamental rule of Pentium optimization is that it pays to break
|
||||
> complex instructions into equivalent simple instructions, then shuffle
|
||||
> the simple instructions for maximum use of the V-pipe. This is true
|
||||
> partly because most of the pairable instructions are simple
|
||||
> instructions, and partly because breaking instructions into pieces
|
||||
> allows more freedom to rearrange code to avoid the AGIs and register
|
||||
> contention I'll discuss in the next chapter.
|
||||
|
||||

|
||||
|
||||
|
|
@ -175,6 +180,8 @@ proper sequencing, interleaving the simple instructions with other
|
|||
instructions that don't use EDX or **Mem Var**, the three-instruction
|
||||
sequence can be reduced to 1.5 cycles, but it is *14* bytes long.
|
||||
|
||||
------------------- ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|
||||
 *It's not unusual for Pentium optimization to approximately double both performance and code size at the same time. In an important loop, go for performance and ignore the size, but on a program-wide basis, the size bears watching.*
|
||||
------------------- ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|
||||
> 
|
||||
> It's not unusual for Pentium optimization to approximately double both
|
||||
> performance and code size at the same time. In an important loop, go for
|
||||
> performance and ignore the size, but on a program-wide basis, the size
|
||||
> bears watching.
|
||||
|
|
|
|||
Loading…
Reference in a new issue